Yu-Chin Hsu
09/630348

		EAST SEARCH	11/21/03
L #	Hits	Search String Da	Databases
<u> </u>	2	5,465,216.pn. US	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 3	7	5,513,122.pn. US	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 4	7	5,859,962.pn. US	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 5	7	5,901,073.pn. US	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
۲۷	7	5,913,022.pn. US	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
67	7		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L10	7		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L11	7		JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L12	7	5,974,575.pn. US	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L13	4367	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	375	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 \ USPAT; US-PGPUB; EPO; JPO;	DERWENT; I
ย	18	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 USPAT; US-PGPUB; EPO; JPO;	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 4	15	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 USPAT; US-PGPUB; EPO; JPO;	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L5	4371	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
Fe	78	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with t USPAT; US-PGPUB; EPO; JPO;	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
<u>۾</u>	40	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spaα USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
77	16	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spac USPAT; US-PGPUB; EPO; JPO;	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
67	27	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable w USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L10	7	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \USPAT; US-PGPUB; EPO; JPO; INO);	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L11	7	((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spa USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	0	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (consequen USPAT; US-PGPUB; EPO; JPO;	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	7	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (consequent USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
17	0	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	15	(((digital or integrated) adj circuit) with (simulat 3 or verification or verify 3)) and (successive USPAT; US-PGPUB; EPO; JPO;	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L3	4	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 4	7	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spac USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	48	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (successive USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	PAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB

09/630348 Yu-Chin Hsu

EAST SEARCH

11/21/03

Results of search set L10:(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with transition\$1 with edge\$1)

Document Kind Codes Title

Abstract

	ominator of dynamic circuit for smooth chincal pain debug Delay lock loop having an edge detector and fixed delay	20030925 327/158
	Method and apparatus for detecting faults on integrated circuits	20030807 714/726
	Method of testing an integrated circuit by simulation	20030710 324/121E
JS 20030036893 A1 Method	Method and apparatus for simulating transparent latches	20030220 703/16
	Fower of reset circuit attailing the rise/fall times of clock edges	20020328 327/566
JS 20020035708 A1 Method	Method and apparatus for generating test patterns used in testing semiconductor integrated c	20020321 714/25
JS 20020011827 A1 Fault s	t simulation method and fault simulator for semiconductor integrated circuit	20020131 324/71.5
۲	Enhanced highly pipelined bus architecture	20011101 710/305
JS 20010027549 A1 Method	lod and apparatus for testing the timing of integrated circuits	20011004 714/734
Testing	Testing apparatus and testing method for semiconductor integrated circuit	20030715 324/765
Post-m	Post-manufacture signal delay adjustment to solve noise-induced delay variations	20030311 716/6
Calibra	Calibration method and apparatus for correcting pulse width timing errors in integrated circuit	20021217 714/744
Power	Power consumption calculating apparatus and method of the same	20021210 703/14
Fault s	simulation method and fault simulator for semiconductor integrated circuit	20021008 438/17
Post-si	Post-silicon methods for adjusting the rise/fall times of clock edges	20020618 327/170
Post-si	Post-silicon methods for adjusting the rise/fall times of clock edges	20011218 327/566
Methoc	Method and apparatus for testing the timing of integrated circuits	20010911 714/718
Systen	System and method for automatic generation of gate-level descriptions from table-based desc	20001114 716/18
Edge ti	Edge transition detection circuitry for use with test mode operation of an integrated circuit mei	20000509 714/724
Transit	Fransition analysis and circuit resynthesis method and device for digital circuit modeling	19991228 713/400
Contro	rollable one-shot circuit and method for controlling operation of memory circuit using sam	19990928 327/227
Transit	Fransition analysis and circuit resynthesis method and device for digital circuit modeling	19970715 713/400
Methoc	Method and data processing system for verifying circuit test vectors	19970204 714/30
Methoc	Method and apparatus for providing clock de-skewing on an integrated circuit board	19960123 327/147
Built-in	Built-in self test method for application specific integrated circuit libraries	19900814 714/736
Test m	mode initializing and verification method for integrated circuit memory device, involves ir	20000509